PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 5:

G06F 9/30

A1

(11) International Publication Number: WO 93/01543

(43) International Publication Date: 21 January 1993 (21.01.93)

US

(21) International Application Number: PCT/US92/05720

(22) International Filing Date: 8 July 1992 (08.07.92)

(71) Applicant: S-MOS SYSTEMS, INC. [US/US]; 2460 North

First Street, San Jose, CA 95131-1002 (US).

8 July 1991 (08.07.91)

(72) Inventors: GARG, Sanjiv; 46820 Sentinel Drive, Fremont, CA 94539 (US). LENTZ, Derek, J.; 17400 Phillips Avenue, Los Gatos, CA 95032 (US). NGUYEN, Le Trong; 15096 Danielle Place, Monte Sereno, CA 95030 (US). CHEN, Sho, Long; 14411 Quito Road, Saratoga, CA 95070 (US).

(74) Agents: KESSLER, Edward, J. et al.; Sterne, Kessler, Goldstein & Fox, 1225 Connecticut Avenue, N.W., Suite 300, Washington, DC 20036 (US).

(81) Designated States: JP, KR, European patent (AT, BE, CH, DE, DK, ES, FR, GB, GR, IT, LU, MC, NL, SE).

Published

With international search report.


(54) Title: RISC MICROPROCESSOR ARCHITECTURE IMPLEMENTING MULTIPLE TYPED REGISTER SETS

(57) Abstract

(30) Priority data:

726,773

A register system for a data processor which operates in a plurality of modes. The register system provides multiple, identical banks of register sets, the data processor controlling access such that instructions and processes need not specify any given bank. An integer register set includes first (RA[23:0]) and second (RA[31:24]) subsets, and a shadow subset (RT[31:24]). While the data processor is in a first mode, instructions access the first and second subsets. While the data processor is in a second mode, instructions may access the first subset, but any attempts to access the second subset are re-routed to the shadow subset instead, transparently to the instructions, allowing system routines to seemingly use the second subset without having to save and restore data which user routines have written to the second subset. A re-typable register set provides integer which data and floating point width data in response to integer instructions and floating point instructions, respectively. Boolean comparison instructions specify particular integer or floating point registers for source data to be compared, and specify a particular Boolean register for the result, so there are no dedicated, fixed-location status flags. Boolean combinational instructions combine specified Boolean registers for performing complex Boolean comparisons without intervening conditional branch instructions, to minimize pipeline disruption.



BEST AVAILABLE COPY

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	FI	. Hinland	MI	Mali
AU	Australia	FR	France	MN	Mongolia
BB	Barbados	GA	Gabon	MR	Mauritania
BE	Belgium	CB	United Kingdom	MW	Malawi
BF	Burkian Fero	CN	Guinea	NL	Netherlands
BG	Bulgariu	CR	Greece	NO	Norway
BJ	Benin	HU.	Hungary	PL	Poland
BR	Brazil	1E	Ireland	RO	Romania
CA	Canada	ıτ	Italy	RU	Russian Federation
CF	Central African Republic	15	Japan	SD	Sodan
CC	Congo	KP	Democratic People's Republic	SE	Sweden
CH	Switzerland		of Korea	SN	Senegal .
a	Côte d'Iwin:	KR	Republic of Korea	SU	Soviet Union
ĊМ	Camuruos	L	Liechtensteis	TD	Chad
C.	Czechoslovakia	LK	Sri Lanta	TC	Togo
DE	Germany	w	Luxembourg	US	United States of America
UK	Denmark	MC	Monaco		
£S:	Spain	MG	Mudaguscar	•	

Dolementing nolitiple tiped begister sets RISC HICROPROCESSOR ARCHITECTURE

CROSS-REPERFECT TO RELATED APPLICATIONS

Applications of particular interest to the present Application, include:

- HIGH-PERFORMANCE RISC HICKOPROCESSOR ARCHITECTURE, SC/Serial No. 01/721.006, filed 08 July 1991 by Le T. Byrgen et al;
- Expessible Risc Microprocessor Architecture, Sc/Serial No. 07/22,058, filed 08 1019 1991 by Le T. Brayen et al;

WO 93/01543

PCT/US92/05720

RISC MICROPROCESSOR ARCHITECTURE WITH ISOLATED ARCHITECTURAL DEPENDENCIES, SC/Serial No. 07/726,744, filled 08 July 1991 by Le T. Nguyen et al;

- RISC HICROPROCESSOR ARCHITECTURE INPLEMENTING PAST TRAP AND EXCEPTION STATE, SC/Serial No. 07/726,942, filed 08 July 1991by Le T. Nguyen et al;
- SINGLE CHIP PAGE PRINTER CONTROLLER, SC/Serial No. 07/726,929, £11e&08 July 1991 by Darek J. Lentz et al; s.
- MICROPROCESSOR ARCHITECTURE CAPABLE OF SUPPORTING MULTIPLE HETEROGENEOUS PROCESSORS, SC/Serial No. 07/726,893, filled 08 July 1991 by Derek J. Lentz et al.

2

9

The above-identified Applications are hereby incorporated herein by reference, their collective teachings being part of the present disclosure.

BACKGROUND OF THE INVENTION

Field of the Invention

and more specifically to a RISC microprocessor having plural, The present invention relates generally to midroprocessors, symmetrical sets of registers.

Description of the Background

system typically also includes one or more general purpose data In addition to the usual complement of main memory storage and secondary persanent storage, a microprocessor-based computer registers, one or more address registers, and one or more status Previous systems have included integer registers for Elags.

PCT/US92/05720

holding integer data and floating point registers for holding floating point data. Typically, the status flags are used for indicating certain conditions resulting from the most recently There generally are status flags for indicating whether, in the previous operation: secarry occurred, uscuted operation.

These flags prove useful in determining the outcome of to a given subroutine, the microprocessor may compare the two example, if it is desired to compare a first number to a second number and upon the conditions that the two are equal, to branch numbers by subtracting one from the other, and setting or clearing the appropriate condition flags. The muserical value conditional branch instruction may then be executed, conditioned will overwrite the condition flag values resulting from the While being simple to comparison has been performed, no further numerical or other operations may be performed before the conditional branch upon Once the comparison, likely causing erroneous branching. The scheme is the appropriate flag; otherwise, the intervening instructions further complicated by the fact that it may be desirable to form greatly complex tests for branching, rather than the simple conditional branching within the flow of program control. of the result of the subtraction need not be stored. implement, this scheme lacks flexibility and power. a negative number besulted, and/or a zero resulted. upon the status of the zero flag. equality example given above.

23

2

For example, assume that the program should branch to the subroutine only upon the condition that a first number is greater

52 .

than a second number, and a third number is less than a fourth be necessary for previous microprocessors to parform a lengthy series of comparisons heavily interspersed with conditional branches. A particularly undestrable feature of this serial in any and branching is observed number, and a fifth number is equal to a sixth number. microprocessor having an instruction pipeline. of comparing scheze

In a pipelined migroprocessor, more than one instruction is being executed at any given time, with the plural instructions being in different stages of execution at any given moment. This provides for vastly improved throughput. A typical pipeline microprocessor may include pipeline stages for: (a) fetching an and a instruction, (b) decoding the instruction, (c) obtaining the (e) storing the results. The problem arises when a conditional branch instruction is fetched. It may be the case that the operands may not yet be calculated, if they are to result from conditional branch's condition cannot yet be tested, as the This results in a "pipeline stall", which dramatically slows down the processor. instruction's operands, (d) executing the instruction, operations which are yet in the pipeline.

2

2

2

2

the solution has been simply to increase the size of the single Another shortcoming of previous microprocessor-based systems is that they have included only a single set of registers of any given data type. In previous architectures, when an increased number of registers has been desired within a given data type, set of those type of registers. This may result in addressing problems, access conflict problems, and symmetry problems

. 25

On a similar note, previous architectures have restricted Various prior systems have allowed general purpose registers to sach given register set to one respective numerical data type. hold either numerical data or address "data", but the present application will not use the term "data" to include addresses. What is intended may be best understood with reference to two prior systems. The Intel 8085 microprocessor includes a register pair "HL" which can be used to hold either two bytes of numerical or one two-byte address. The present application's Intel 80486 microprocessor includes a set of general purpose improvement is not directed to that issue. More on point, the with each set being limited to its respective data type, at least for purposes of direct register usage by axithmetic and logic integer data registers and a set of floating point registers, undte. data

2

23

This proves wastaful of the microprocessor's resources, such as the available silicon area, when the microprocessor is performing operations which do not involve both data types. Por example, user applications frequently involve exclusively integer operations, and perform no floating point operations whatsoever. When such a user application is run on a previous microprocessor which includes floating point registers (such as the 80486), those floating point registers resain idle during the entire execution.

2

Another problem with previous microprocessor register set architecture is observed in context switching or state switching between a user application and a higher access privilege level

ង

WO 93/01543

9

PCT/US92/05720

entity such as the operating system kernel. When control within ţ operating system kernel or other entity to which control is passed typically does not operate on the same data which the user Thus, the data registers control entity but which must be maintained until the user of knowing which application is resumed. The kernel must generally have registers registers are presently in use by the user application. In order to make space for its own data, the kernel must swap out or otherwise store the contents of a predetermined subset of the registars. This results in considerable loss of processing time to overhead, especially if the kernel makes repeated, shortŧ microprocessor switches context, mode, or state, typically hold data values which are not useful to for its own use, but typically has no way application has been operating on. duration assertions of control.

2

15

been necessary for the microprocessor to expend even greater number of processing cycles, to save all data and state Por example, if a On a related note, in prior microprocessors, when it is amounts of processing resources, including a generally large information before making the switch. When context is switched back, the same performance penalty has previously been paid, to microprocessor is executing two user applications, each of which requires the full complement of registers of each data type, and each of which may be in various stages of condition code setting required that a "grand scale" context switch be made, it has operations or numerical calculations, each switch from one user restore the system to its former state.

PCT/US92/05720

application to the other necessarily involves swapping or otherwise saving the contents of every data register and state flag in the system. This obviously involves a great deal of operational overhead, resulting in significant performance degradation, particularly if the main or the secondary storage to which the registers must be saved is significantly slower than the microprocessor itself.

Therefore, we have discovered that it is desirable to have an improved alcroprocessor architecture which allows the various component conditions of a complex condition to be calculated without any intervening conditional branches. We have further discovered that it is desirable that the plural simple conditions be calculable in parallel, to improve throughput of the microprocessor.

2

2

We have also discovered that it is desimble to have an architecture which allows multiple register sets within a given data type.

15

Additionally, we have discovered it to be desirable for a microprocessor's floating point registers to be usable as integer registers, in case the available integer registers are inadequate to optimally to bold the necessary amount of integer data. Notably, we have discovered that it is desirable that such re-typing be completely transparent to the user application.

2

2

We have discovered it to be highly desirable to have a microprocessor which provides a dedicated subset of registers which are reserved for use by the kernel in lieu of at least a subset of the user registers, and that this new set of registers

should be addressable in exactly the same manner as the register subset which they replace, in order that the kernel may use the same register addressing scheme as user applications. We have further observed that it is desirable that the switch between the two subsets of registers require no microprocessor overhead eyeles, in order to maximally utilize the microprocessor's resources.

probitecture which allows for plural banks of register sets of each type, such that two or more user applications may be mode, with each user application having sole access to at least a full bank of registers. It is our discovery that the register addressing scheme should, desirably, not differ between user applications, nor between register banks, to maximize simplicity In this operating in a multi-tasking environment, or other "simultaneous" of the user applications, and that the system should provide hardware support for switching between the register banks so that the user applications need not be aware of which register bank which they are presently using or even of the existence of other microprocessor architecture which allows for a "grand scale" Also, we have discovered it to be desirable to have have context switch to be performed with minimal overhead. vein, we have discovered that is desirable to register banks or of other user applications.

ដ

These and other advantages of our invention will be appreciated with reference to the following description of our invention, the accompanying drawings, and the claims.

SUMMARY OF THE INVENTION

The present invention provides a register file system comprising: an integer register set including first and second set of registers which are individually usable as integer subsets of integer registers, and a shadow subset; a re-typable a set of registers or as floating point registers; and individually addressable Boolean registers.

The present invention includes integer and floating point functional units which execute integer instructions accessing the integer register set, and which operate in a plurality of modes. In any mode, instructions are granted ordinary access to the first subset of integer registers. In a first mode, instructions in a second mode, instructions attempting to access the second are also granted ordinary access to the second subset. However, subset are instead granted access to the shadow subset, in a manner which is transparent to the instructions. Thus, routines may be written without regard to which mode they will operate in, and system routine's (which operate in the second mode) can have at least the second subset seemingly at their disposal, without having to expend the otherwise-required overhead of saving the second subset's contents (which may be in use by user processes operating in the first mode).

2

2

The invention further includes a pluxality of integer register sets, which are individually addressable as specified by fields in instructions. The register sets include read ports and write ports which are accessed by multiplemers, wherein the

WO 93/01543

PCT/US92/05720

multiplemers are controlled by contents of the register set-specifying fields in the instructions.

In one embodiment, this set is One of the integer register sets is also usable as a sixty-four bits wide to hold double-precision floating point data, but only the low order thirty-two bits are used by integer floating point register set. instructions.

The invention includes functional units for performing Boolean operations, and further includes a Boolean register set for holding results of the Boolean operations such that no dedicated, fixed-location status flags are required. The integer and floating point functional units execute numerical comparison instructions, which specify individual ones of the Boolean sources and destination are specified registers in the Boolean invention may perform conditional branches upon a single result of a complex Boolean Boolean functional unit executos Boolean combinational instructions whose function without intervening conditional branch instructions between the fundamental parts of the complex Boolean function, winimizing pipeline digruption in the data processor. registers to hold results of the comparisons. Thue, the present register set.

2

8

ន

2

A bank may be allocated to a given process or routine, such that the instructions within the routine need not specify upon which Finally, there are multiple, identical register banks in the system, each bank including the above-described register sets. hank they operate

--

Brief Description of the Dravings

Pig. 1 is a block diagram of the instruction execution unit the microprocessor of the present invention, showing the elements of the register file. Pigs. 2-4 are simplified schematic and block diagrams of the floating point, integer and Boolean portions of the instruction execution unit of Pig. 1, respectively.

Pigs. 5-6 are more detailed views of the floating point and integer portions, respectively, showing the means for selecting between register sets.

2

Fig. 7 illustrates the fields of an examplary microprocessor instruction word executable by the instruction execution unit of P19. 1.

2

DETAILED DESCRIPTION OF THE PREFERRED PHADDIMENTS

2

REGISTER PILE

2

Pig. 1 illustrates the basic components of the instruction å register file 12 includes one or more register banks 16-0 to 16-n. It will be understood that the structure of each register Therefore, the present application will describe only register execution unit (IEU) 10 of the RISC (reduced instruction set The IRU 10 The register bank includes a register set A 18, a bank 16 is identical to all of the other register banks 16. includes a register file 12 and an execution engine 14. computing) processor of the present invention. register set FB 20, and a register set C 22. bank 16-0.

WO 93/01543

PCT/US92/05720

In general, the invention may be characterized as a RISC microprocessor having a register file optimally configured for of RISC instructions, as opposed to conventional register files which are sufficient for use in the instructions by CISC processors. By having a specially adapted utilization and in terms of raw throughput. The general concept of CISC (complex instruction set computing) register file, the execution engine of the microprocessor's IEU achieves greatly improved performance, both in terms of resource is to tune a register set to a RISC instruction, while the specific implementation may involve any of the register sets in use in the execution the architecture. execution

A. Register Set A

2

set 24. For example, a first integer register 30 (RA[0]) is integer registers 24 include a first plurality 26 of integer registers (BA[23:0]) and a second plurality 28 of integer registers (RA[31:24]). The RA[] integer registers 24 are each manner, albeit with a unique address within the integer register of identical structure, and are each addressable in the same addressable at a zero offset within the integer register set 24. Register set A 18 includes integer registers 24 (RA[31:0]), In one The BA[] each of which is adapted to hold an integer value datum. embodiment, each integer may be thirty-two bits wide.

Bh[0] always contains the value zero. It has been observed that user applications and other programs use the constant value It is, therefore, sero more than any other constant value.

For example, the master cause of a data dependency delay. A data dependency exists when than the slave instruction, may take considerably longer to master "quadruple-word integer divide" instruction, the slave instruction will be fetched, decoded, and awaiting execution many clook eyeles before the master instruction has finished execution. However, in certain instances, the numerical result of a master instruction is not needed, and the master instruction is executed for some other purpose only, such as to set condition dependency checker (not shown) of the IEU 10 will not cause the Also, this means that the fixed register will never be the a "slave" instruction requires, for one or more of its operands, the result of a "master" instruction. In a pipelined processor, instruction, although occurring earlier in the code sequence It will be readily appreciated that if a slave "increment and store" instruction operates on the result data of code flags. If the master instruction's destination is RA[0], The data slave instruction to be delayed, as the ultimate result of the the numerical results will be effectively discarded. Master instruction -- sero -- is already known this may cause pipeline stalls.

2

2

WO 93/01543

PCT/US92/05720

-14-

The integer register set A 24 also includes a set of shadow registers 32 (RT[31:24]). Each shadow register can hold an integer value, and is, in one embodiment, also thirty-two bits wide. Each shadow register is addressable as an offset in the same manner in which each integer register is addressable.

PA(23:0) is passed automatically through the IEU mode integer witch 34. However, accesses to an integer register with an Pinally, the register set A includes an IEU mode integer the access request to read or write a register in the first subset offset outside the first subset RA[23:0] Will be directed either switch 34. The switch 34, like other such elements, need not norresponding logical functionality is provided within the register sets. The ISU mode integer switch 34 is coupled to the Mrst subset 26 of integer registers on line 36, to the second subset of integer registers 28 on line 38, and to the shadow registers 32 on 11ne 40. All accesses to the register set A 18 are made through the IEU mode integer switch 34 on line 42. Any to the second subset BA[31:24] or the shadow registers RT[31;24], depending upon the operational mode of the execution engine 14. have a physical embodiment as a switch, so long as

2

2

ន

2

execution engine performs a context exitch such as a transfer to kernel mode, the mode control unit 44 controls the IEU mode integer switch 34 such that any requests to the second subset The IEU mode integer switch 34 is responsive to a mode unit 44 provides pertinent state or mode information about the The mode control IBU 10 to the IBU mode integer switch 34 on line 46. control unit 44 in the execution engine 14.

23

WO 93/01543

PCT/US92/05720

When the execution engine 14 returns to normal user mode and control passes to the originally-executing user application, the mode control unit 44 controls the IRU mode integer switch 34 such that access is again directed to the second subset EA[31:24]. In one embodiment, the mode control unit 44 is responsive to the anbodiment, the execution engine 14 includes a processor status register (FSR) (not shown), which includes a one-bit flag Thus, the line 46 may simply couple the IEU mode integer switch are disabled, the IEU 10 maintains access to the integers This may allow improved In one (PSE[7]) indicating whether interrupts are enabled or disabled. 34 to the interrupts-enabled flag in the PSR. While interrupts RA[23:0], in order that it may readily perform analysis of debugging, error reporting, or system performance analysis. present state of interrupt enablement in the IEU 10, various data of the user application.

2

2

Register Set FB

23

The re-typable register set PB 20 may be thought of as including floating point registers 48 (RF[31:0]); and/or integer

registers 50 (RB[31:0]). When neither data type is implied to the exclusion of the other, this application will use the term occupy the same physical silicon space as the integer registers ME(). In one embodiment, the floating point registers RF() are are that 1f register set RFB[] may advantageously be constructed in a double-precision floating point numbers are not required, the thirty-two-bit width to save the silicon area otherwise required by the extra thirty-two bits of each floating point register. RPB[]. In one embodiment, the floating point registers understood the integer registers It will be sixty-four bits wide and thirty-two bits wide.

2

2

ingine 14, various entities may use either the full sixty-four Each individual register in the register set RFB() may hold bits provided by the register set RFB[], or may use only the low as in integer operations or either a floating point value or an integer value. The register set BPB[] may include optional hardware for preventing accidental access of a floating point value as though it were an integer simply makes an access request on line 52, specifying an offset point register or an integer register. Within the execution interest of simplifying the register set RFB[], it is simply of individual registers are made. Thus, the execution engine 14 into the register set RTB[], without specifying whether the register at the given offset is intended to be used as a floating value, and vice versa. In one embodiment, however, in the left to the software designer to ensure that no erroneous single-precision floating point operations. order thirty-two bits, such

A first register RFB[0] 51 contains the constant value zero, in a form such that RB[0] is a thirty-two-bit integer zero (00000hex) and RP[0] is a sixty-four-bit floating point zero (00000000hex). This provides the same advantages as described above for RA[0].

C. Register Set C

The register set C 22 includes a plurality of Boolean registers 54 (RC[31:0]). RC[] is also known as the 'condition status register* (CSR). The Boolean registers RC[] are each identical in structure and addressing, albeit that each is individually addressable at a unique address or offset within RC[].

2

23

2

In one embodiment, register set C further includes a "previous condition status register" (PCSR) 60, and the register set C also includes a CSR selector unit 62, which is responsive to the mode control unit 44 to select alternatively between the CSR 54 and the PCSR 60. In the one embodiment, the CSR is used when interrupts are enabled, and the PCSR is used when interrupts are enabled, and PCSR are identical in all other respects. In the one embodiment, when interrupts are set to be disabled, the CSR selector unit 62 pushes the contents of the CSR into the PCSR, overwriting the former contents of the PCSR, and when interrupts are re-enabled, the CSR selector unit 62 pops the contents of the PCSR back into the CSR selector unit 62 pops the contents of the PCSR back into the CSR. In other embodiments it may be desirable to merely alternate access between the CSR and the PCSR, as is done with RA[31:24] and RP[31:24]. In any event,

20

2

WO 93/01543

PCT/US92/05720

-18-

the PCSR is always available as a thirty-two-bit "special register".

Mone of the Boolean registers is a dedicated condition flag, unlike the Boolean registers in previously known microprocessors. That is, the CSR 54 does not include a dedicated carry flag, nor a dedicated flag indicating equality of a comparison or a zero subtraction result. Rather, any Boolean register may be the destination of the Boolean result of any Boolean register may be the destination of the Boolean result of any Boolean register factor, as with the other register sets, a first Boolean register 58 (RC[0]) always contains the value zero, to obtain the advantages explained above for -RA[0]. In the preferred embodinent, each Boolean register is one bit wide, indicating one Boolean value.

II. EXECUTION PNGINE

12

The execution engine 14 includes one or more integar functional units 66, one or more floating point functional units 68, and one or more Boolean functional units 70. The functional units execute instructions as will be explained below. Buses 72, 73, and 75 connect the various elements of the IEU 10, and will each be understood to represent data, address, and control paths.

ន

1. Instruction Pornat

Pig. 7 illustrates one examplary format for an integer instruction which the execution engine 14 may execute. It will be understood that not all instructions need to adhere strictly to the illustrated format, and that the data processing system

includes an instruction fetcher and decoder (not shown) which are various bits of the instruction. I[31:30] are reserved for Throughout this Application the identification I[] will be used to identify future implementations of the execution engine 14. I[29:26] Table I shows the various classes of instructions performed by The single identify the instruction class of the particular instruction. adapted to operate upon varying format instructions. example of Fig. 7 is for ease in explanation only. the present invention.

Instruction Classes TABLE

2

2

2

Integer and floating point register-to-register instructions mmediate constant load Boolean operations Mtowic (extended) Control Ploy Instructions todifier Reserved 21288 0-3

2

23

2

further discussion of those classes is not believed necessary in register-to-register instructions and the Class 13 Boolean operations. While other classes of instructions also operate upon the register file 12, 8 interest order to fully understand the present invention. of particular Class 0-3 ģ Instruction classes Application include

2

I[25] is identified as BO, and indicates whether the I[24:22] are an opcode which identifies, within the given destination register is in register set A or register set B.

33

2

WO 93/01543

PCT/US92/05720

an opcode which is to be used when performing the instruction -- either I[20:16] identify the destination register as an offset within the register set indicated by BO. I[15] is identified as B1 and indicates whether the first operand is to be taken from register set A or register set B. I[14:10] identify the register offset from which the first operand is to be taken. I[9:8] identify a I[21] identifies the addressing mode I[7:6] are reserved. I[5] is identified as B2 and indicates whether a second operand of the instruction is to be taken from register set A or register set B. Pinally, I[4:0] identify the instruction class, which specific function is to be performed. innediate source addressing. function selection -- an extension of the opcode I[24:22]. register offset from which the second operand is to be taken. For example, within the register-to-register classes register source addressing or may specify "addition".

A or B. Bather, the addressing mode field indicates whether the destination register where the result is to be stored, but the second source of the comparison is found in a register or is Because the comparison is a Boolean type with the caveat that various fields may advantageously be addressing mode field I[21] does not select between register sets fith reference to Fig. 1, the integer functional unit 66 and floating point functional unit 68 are equipped to perform integer COMPALISON instruction is substantially identical to that shown in Fig. 7, identified by slightly different names. I[20:16] identifies the comparisons, The instruction formst for the comparison instructions and floating point immediate data. respectively.

ឧ

instruction, the destination register is always found in register performing Boolean operations within the integer and floating identify which Boolean condition is to be tested for in comparing the two operands. The integer and the floating point functional point functional units, the opcode and function select fields units fully support the IEEE standards for numerical comparisons. shown in Fig. 7. All other fields function as

The IEU 10 is a load/store machine. This means that when the contents of a register are stored to memory or read from an address calculation must be performed in order to destination of the store or load, respectively. When this is register which is the destination or the source of the load or In one embodiment, the source register 2 field, I[4:0], identifies a register in set A or set In another mode, I[7:0] include immediate data which are to be determine which location in memory is to be the source or the the case, the destination register field I[20:16] identifies the store, respectively. The source register 1 field, I[14:10], identifies a register in either set A or B which contains a base load/store address is calculated by adding the index to the base. B which contains an index or an offset from the base. address of the memory location. added as an index to the base. nenory,

2

22

Operation of the Instruction Execution Unit and Register Sets

It will be understood by those skilled in the art that the integer functional unit 66, the floating point functional unit

n

WO 93/01543

PCT/US92/05720

68, and the Boolean functional unit 70 are responsive to the contents of the instruction class field, the opcode field, and the function select field of a present instruction being executed.

Integer Operations

For example, when the instruction class, the opcode, and function select indicate that an integer register-to-register addition is to be performed, the integer functional unit may be responsive thereto to perform the indicated operation, while the floating point functional unit and the Boolean functional unit may be responsive thereto to not perform the operation. As will be understood from the cross-referenced applications, however, the floating point functional unit 68 is equipped to perform both floating point and integer operations. Also, the functional units are constructed to each perform more than one instruction simultaneously.

ន

2

some instructions, such as address calculations employed in will specify a particular operation to be performed on one or more source operands and will specify that the result of the integer operation is to be stored at a given destination. In load/store operations, the sources are utilized as a base and an index. The integer functional unit 66 is coupled to a first second source, and a destination. A given integer instruction bus 72 over which the integer functional unit 66 is connected to The integer functional unit 66 performs integer functions only. Integer operations typically involve a first source, a

2

a switching and multiplexing control (SMC) unit A 74 and an SMC unit B 76. Each integer instruction executed by the integer functional unit 66 will specify whether each of its sources and destination reside in register set A or register set B.

Suppose that the IEU 10 has received, from the instruction fetch unit (not shown), an instruction to perform an integer register-to-register addition. In various embodiments, the instruction may specify a register bank, perhaps even a separate instruction I[] is limited to a thirty-two-bit length, and does bank for each source and destination. In one embodiment, the not contain any indication of which register bank 16-0 through 16-n is involved in the instruction. Rather, the bank selector one embodiment, the bank selector unit 78 is responsive to one Or more bank selection bits in a status word (not shown) within unit 78 controls which register bank is presently active. the IEU 10.

2

2

2

In order to perform the integer addition instruction, the integer functional unit 66 is responsive to the identification in [[14:10] and [[4:0] of the first and second source registers. The integer functional unit 66 places an identification of the respectively, onto the integer functional unit bus 72 which is instruction I[]. In one embodiment, a zero in any respective an and second source registers at ports S1 and S2, During load/store operations, the source ports of the integer coupled to both SMC units A and B 74 and 76. In one embodiment, the SNC units A and B are each coupled to receive BO-2 from the indicates register set A, and a one indicates register set B.

23

8

PCT/US92/05720

WO 93/01543

and floating point functional units 66 and 68 are utilized as a base port and an index port, B and I, respectively.

After obtaining the first and second operands from the indicated register sets on the bus 72, as explained below, the those operands, and provides the result at port D onto the integer functional unit 66 performs the indicated operation upon The SMC units A and B are responsive to BO to route the result to the appropriate register integer functional unit bus 72. set A or B.

The SMC unit B is further responsive to the instruction class; opcode, and function selection to control whether operands are read from (or results are stored to) either a floating point register RF[] or an integer register RB[]. As indicated, in one embodiment, the registors RF[] may be sixty-four bits wide while the registers are RB[] are only thirty-two bits wide. Thus, SMC unit B controls whether a word or a double word is written to the register set RPB[]. Because all registers within register set A are thirty-two bits wide, SMC unit A need not include means for controlling the width of data transfer on the bus 42.

2

All data on the bus 42 are thirty-two bits wide, but other sorts of complexities exist within register set A. The IEU mode integer switch 34 is responsive to the node control unit 44 of the execution engine 14 to control whether data on the bus 42 are connected through to bus 36, bus 38 or bus 40, and vice versa.

20

IEU mode integer switch 34 is further responsive to I[20:16], I[14:10], and I[4:0]. If a given indicated destination or source is in BA(23:0), the IEU mode integer switch 34

determines whether data on line 42 is connected to hine 38 or integer switch 34 connects the SMC unit A to the second subset the IEU mode integer switch 34 connects the SMC unit A to the automatically couples the data between lines 42 and 36. However, mode integer switch 34 Thus, an instruction executing When interrupts are enabled, IEU mode 28 of integer registers RA[31:24]. When interrupts are disabled, within the integer functional unit 66 need not be concerned with that SMC unit A may advantageously operate identically whether whether to address RA[31:24] or RT[31:24]. It will be understood it is being accessed by the integer functional unit 66 or by the for registers RA[31:24], the IBU floating point functional unit 68, shadow registers RT[31;24]. line 40, and vice versa.

2

2. Floating Point Operations

23

The floating point functional unit 68 is responsive to the class, opcode, and function select fields of the instruction, to perform floating point operations. The 51, 52, and D ports operate as described for the integer functional unit 66. SMC unit B is responsive to retrieve floating point operands from, and to write numerical floating point results to, the floating point registers RF[] on bus 52.

2

3. Molean Operations

SMC unit C 80 is responsive to the instruction class, opcode, and function select fields of the instruction I[]. When SMC unit C detects that a comparison operation has been performed

WO 93/01543

PCT/US92/05720

-56-

by one of the numerical functional units 66 or 68, it writes the Boolean result over bus 56 to the Boolean register indicated at the D port of the functional unit which performed the comparison.

The Boolean functional unit 70 does not perform comparison instructions as do the integer and floating point functional units 66 and 68. Rather, the Boolean functional unit 70 is only used in performing bitwise logical combination of Boolean register contents, according to the Boolean functions listed in Table 2.

2

2

Boolean result calculation EERO 51 AND 62 81 AND 62 81 AND 62 82 61 COT 51) AND 52 82 61 XOR 82 51 NOR 82 51 NOR 82 81 XNOR 82 81 OR (NOT 82) NOT 81	220
1[23, 22, 9.8] 0000 0001 0010 0110 0110 1000 1001 1001 1001 1100 1100	1111

2

2

ន្ត

The advantage which the present invention obtains by having a plurality of homogeneus Boolean registers, each of which is individually addressable as the destination of a Boolean operation, will be explained with reference to Tables 3-5. Table 3 illustrates an example of a segment of code which performs a conditional branch based upon a complex Boolean function. The

complex Boolean function includes three portions which are OR-ed The first portion includes two sub-portions, which are AND-ed together. together.

FA[1] := 0; IP (([RA[2] = RA[3]) AND (RA[4] > RA[5])) OR (RA[6] < RA[7]) OR Example of Complex Boolean Function TABLE 3 RA[10] :• 1; **X**(); ELSE

2

2

method by which previous microprocessors would perform the function of Table 3. The code in Table 4 is written as though it were constructed by a compiler of at least normal intelligence Table 4 illustrates, in pseudo-assembly form, one likely operating upon the code of Table 3. That is, the compiler will recognize that the condition expressed in lines 2-4 of Table 3 is passed if any of the three portions is true.

2

2

WO 93/01543

-28-

PCT/US92/05720

Execution of Complex Boolean Function Without Boolean Register Set TABLE 4

BA[1],0 BA[2],BA[3]: TEST2	RA(4], RA(5) DO IF RA[6], RA[7]	DO_IF RA[8],RA[9] DO_ELSE	Address of X() Past_else	ADDRESS OF Y() RA(10),1
CKP	9 5 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6		JAP JAP	JSR
Start Test1	TEST	Test3	H 8	DO ELSE PAST_ELSE
n m	4 m m	~ == 6	2 =	22

2

2

the zero, minus, and carry flags will be appropriately set or The assignment at line 1 of Table 3 is performed by the of Table 3, is represented by the statements in lines 2-5 of Table 4. To test whether RA[2] equals RA[3], the compare from RA[3] or vice versa, depending upon the implementation, and important function performed by the comparison statement is that portion of the complex Boolean condition, expressed at line 2 statement at line 2 of Table 4 performs a subtraction of RA(2) may or may not store the result of that subtraction. "load immediate" statement at line 1 of Table 4. oleared.

ង

If the two were unequal, the zero branches to a subsequent portion of code upon the condition that flag will be clear, and there is no need to perform the second mb-portion. The existence of the conditional branch statement at line 3 of Table 4 prevents the further fetching, decoding, and The conditional branch statement at line 3 of Table 4 RA[2] did not equal RA[3].

executing of any subsequent statement in Table 4 until the results of the comparison in line 2 are known, causing a pipeline stall. If the first sub-portion of the first portion (TESTI) is passed, the second sub-portion at line 4 of Table 4 then compares RA[4] to RA[5], again setting and clearing the appropriate status If RA[2] equals BA[3], and BA[4] is greater than RA[5], there is no need to test the remaining two portions (TEST2 and TEST3) in the complex Boolean function, and the statement at Table 4, line 5, will conditionally branch to the label DO_IF, to perform the operation inside the 'IF' of Table 3. However, if the first portion of the test is failed, additional processing is required to determine which of the "IP" and "ELGE" portions should be executed.

2

2

2

The second portion of the Boolean function is the comparison If the condition "less than" is indicated by the status flags, the complex Boolean of RA[6] to RA[7], at line 6 of Table 4, which again sets and function is passed, and execution may immediately branch to the was not less than RA[6], the third portion of the test must be "IP" code at line 10 of Table 4, which is followed by an DO_IF label. In various prior microprocessors, the "less than" performed. The statement at line 8 of Table 4 compares BA[8] to executed; otherwise, execution may simply fall through to the RA[9]. If this comparison is failed, the 'KLSE' code should be additional jump around the "ELSE" code. Each of the conditional condition may be tested by examining the minus flag. olears the appropriate status flags.

2

WO 93/01543

PCI/US92/05720

-30-

branches in Table 4, at lines 3, 5, 7 and 9, results in a separate pipeline stall, significantly increasing the processing time required for handling this complex Boolean function.

The greatly improved throughput which results from employing the Boolean register set C of the present invention will now readily be seen with specific reference to Table 5.

TABLE 5	Execution of Complex Boolean Function With Boolean Register Set	RA(1),0	RC[11], RA[2], RA[3], EQ	RC[12], RA[4], RA[5], GT	RC[13], RA[6], RA[7], LT	BC[14], RA[8], RA[9], NB	RC[15], RC[11], RC[12]	BC[16], BC[13], BC[14]	BC[17], BC[15], BC[16]	RC[17], DO ELSE	ADDRESS OF X()	PAST ELSE	Address of Y()	BA(10),1
	ion of	LDI	ğ	<u>S</u>	충	말	250	ğ	ğ	띪	JBR	ğ	JSR	
	Execut	START	TEST		TEST2	TEST3	COMPLEX				21 00	:	DO RESE	PAST_ELSE
		_	~	M	4	'n	9	7	•	O	9	=	17	=

13

23

contents of RA[3], tests them for equality, and stores into the Boolean function stores its As will be understood with reference to the above-referenced Most notably seen at lines 2-5 of Table 5, the Boolean register set C allows the microprocessor to perform the three test portions back-to-back without intervening branching. Each boolean comparison specifies two operands, a destination, and a Boolean condition for which to test. For example, the comparison it line 2 of Table 5 compares the contents of RA[2] to the RC[11] the Boolean value of the result of the comparison. Note respective intermediate results in a separate Boolean register. that each comparison of

8

33

related applications, the IEU 10 is capable of simultaneously performing more than one of the comparisons.

Table 5 have been completed, the two respective comparison The results of the second and third sub-portions of the Boolean function are OR-ed together as seen in Table 5, line 7. It will be understood that, because there are no data dependencies Finally, the results of those two complex Boolean function of Table 3. It is then possible to complex function was failed. The remainder of the code may be the same as it was without the Boolean register set as seen in After at least the first two comparisons at lines 2-3 of RC[15] then holds the result of the first portion of the test. involved, the AND at line 6 and the OR-ed in line 7 may be Operations are OR-ed together as seen at line 8 of Table 5. It will be understood that register RC[17] will then contain a code if Boolean register RC[17] is clear, indicating that the results are AND-ed together as shown at line 6 of Table 3. Boolean value indicating the truth or falsity of the entire perform a single conditional branch, shown at line 9 of Table 5. In the mode shown in Table 5, the method branches to the "ELSE" performed in parallel. Table 4.

2

2

ន

Thus, it will be understood with reference to Table 5 again, that the integer and/or floating The Boolean functional unit 70 is responsive to the instruction class, opcode, and function select fields as are the point functional units will perform the instructions in lines 1-5 and 13, and the Boolean functional unit 70 will parform the other functional units.

23

WO 93/01543

PCT/US92/05720

control flow and branching instructions in line 9-12 will be performed by elements of the IEU 10 which are not shown in Boolean bitwise combination instructions in lines 6-8. Pig. 1.

III. DATA PATHS

Figs. 2-5 illustrate further details of the data paths within the floating point, integer, and Boolean portions of the IEU, respectively.

Ploating Point Portion Data Paths

2

register set. In one embodiment, the register set FB 20 has two write ports WPB0-1, and five read ports RDFB0-4. The floating 2 except the register set 20 and the elements 102-108 comprise As seen in Pig. 2, the register set PB 20 is a multi-ported point functional unit 68 of Pig. 1 is comprised of the ALUZ 102, FALU 104, NULT 106, and NULL 108 of Pig. 2. All elements of Pig. the SMC unit B of Pig. 1.

2

the floating point load/store unit 122. Innediate floating point EX_SR_DT[], in response to a "special register move" instruction. External, bidirectional data bus Ex_DATA() provides data to data bus ing_IMED[] provides data from a "load immediate" Instruction. Other immediate floating point data are provided on busses RFF1_INGO and RFF2_INGO, such as is involved in an "add bus Data may also arrive from the integer portion, shown in Fig. 3, **0** provided Data are also innediate" instruction. on busses 114 and 120. PCT/US92/05720

2 The floating point register set's two write ports MPBO and ALUO or SHFO of the integer portion of Pig. 3; the FALU; the and Ex_DATA[]. Those skilled in the art will understand that control respectively. The write multiplexers 110 receive data from: the the input data are written. Multiplexer control and register are coupled to write multiplexers 110-0 and 110-1, signals (not shown) determins which input is selected at each Port, and address signals (not shown) determine to which register addressing are within the skill of persons in the art, and will not be discussed for any multiplexer or register set in the the ALU2; either EX_SR_DT[] or LDF_IMED[]; MOLT;

RDFB4 are coupled to read multiplexers 112-0 to 112-4, The floating point register set's five read ports abyen to respectively. The read multiplexers each also receives data from: either EX_SR_DT[] or LDF_INED[], on load immediate bypass a load external data hypess bus 127, which allows the output of 102, which performs non-multiplication integer operations; the FMU 104, which performs non-multiplication the MULT 106, which performs multiplication operations; and either the ALDO 140 or the SHFO 144 of the integer portion shown in Pig. 3, which respectively operations. Read multiplexers 112-1 and 112-3 also receive data non-multiplication integer operations and external load data to skip the register set FB; from RFF1_IMED[] and RFF2_IMED[], respectively. floating point operations; the ALU2 perform

2

2

Bach arithmetic-type unit 102-106 in the floating point portion receives two inputs, from respective sets of first and unit ALUZ, FALU, and MULT comes from the output of either read multiplexer 112-0 or 112-2, and the second source comes from the of the PALU and the MULT may also come from the integer portion second source multiplexers 81 and 82. The first source of each output of either read multiplexer 112-1 or 112-3. The sources of Fig. 3 on bus 114. The results of the ALU2, FALU, and NULT are provided back to the write multiplexers 110 for storage into the floating point registers RP[], and also to the read multiplexers 112 for re-use as operands of subsequent operations. The FALU also outputs a signal FALU_BD indicating the Boolean result of a floating point comparison operation. FALUED is calculated directly from internal zero and sign flags of the FALU.

present invention.

2

2

Wall byte tester NULL 108 performs null byte testing operations upon an operand from a first source sultiplexer, in NULL 108 outputs a Boolean signal WILLS BD indicating whether the thirty-two-bit first source operand includes a byte of value sero. one mode that of the ALU2.

23

The outputs of read multiplexers 112-0, 112-1, and 112-4 are provided to the integer portion (of Fig. 3) on bus 118. The output of read multiplexer 112-4 is also provided as STDT_PP[] store data to the floating point load/store unit 122. Pig. 5 illustrates further details of the control of the 81 and 82 multiplexers. As seen, in one embodiment, each 81 mitiplexer may be responsive to bit Bi of the instruction I[],

either of the register files, as controlled by the B1 and B2 bits of the instruction itself. Additionally, each register file and each 52 multiplexer may be responsive to bit B2 of the instruction I[]. The SI and S2 multiplexers select the sources for the various functional units. The sources may come from includes two read ports from which the sources may come, as controlled by hardware not shown in the Figs.

Integer Portion Data Paths

2

As seen in Pig. 3, the register set A 18 is also multi-ported. In one embodiment, the register set A 18 has two write ports WAG-1, and five read ports RDAG-4. The integer functional unit 66 of Pig. 1 is comprised of the ALUO 140, ALUI 142, SHFO 144, and NULL 146 of Pig. 3. All elements of Pig. 3 except the register set is and the elements 140-146 comprise the SMC unit A of Pig. 1.

13

External data bus Ex_DATA() provides data to the integer Other ismediate integer data are provided on busees MFAL_INED and RFA1_DRD in response to non-load immediate instructions; such as an "add immediate". Data are also provided on bus EX_SR_DT[] are provided in response to a "load immediate" instruction. Data may also arrive from the floating point portion (shown in Fig. 2) load/store unit 152. Immediate integer data on bus LDI_IMED[] in response to a "special registar move" instruction. on busses 116 and 118.

2

The integer register set's two write ports WAO and WAI are coupled to write multiplexers 148-0 and 148-1, respectively. The

WO 93/01543

PCT/US92/05720

Write multiplexers 148 receive data from: the PALU or MULT of the ALUG; the ALUI; the SHFO; either Ex_SR_Dr[] or LDI_INED[]; and Ex_DATA[]. the floating point portion (of Fig. 2);

The integer register set's five read ports RDAO to RDA4 are doupled to read multiplexers 150-0 to 150-4, respectively. Each read multiplexer also receives data from: either Ex_SR_DT[] or Read a load external data bypass bus 154, which allows external load data to skip the register set A; ALUO; ALUI; SHPO; and either the FALO or the multiplemens 150-1 and 150-3 also receive data from RFA1_IMED[] NULT of the floating point portion (of Fig. 2). LDI_INED[] on load immediate hypass bus 160; and RF12_INED[], respectively.

2

23

112-1. The first source of ALUI comes from either read Each arithmetic-type unit 140-144 in the integer portion receives two inputs, from respective sets of first and second source multiplexers 51 and 82. The first source of ALUO comes thirty-two-bit wide constant sero $(0000_{
m hex})$, or floating point read multiplexer 112-4. The second source of ALUC comes from either read multiplexer 150-3 or floating point read multiplexer mittplexer 150-0 or IP_PC[]. IF_PC[] is used in calculating a used in calculating a roturn address for a CALL instruction, also or a to perform instructions in an The second source of ALU1 comes from either read multiplexer 150-1 or CP_OFFSET[]. CP_OFFSET[] is return address needed by the instruction fetch unit (not shown), from either the output of read multiplexer 150-2, the IBU's ability out-of-order sequence. gen 2

2

due to the out-of-order capability.

22

-37-

floating point read multiplexer 112-0 or 112-4; or any integer The first source of the shifter SEFO 144 is from either; read multiplexer 150. The second source of SHPO is from either: floating point read multiplexer 112-0 or 112-4; or integer read SHPO takes a third input from a shift amount multiplexer (SA). The third input controls 150-1 or 150-3; or a five-bit wide constant thirty-one (111112 multiplemer (5). The fourth input controls how much data to how far to shift, and is taken by the SA multiplexer from either: floating point read multiplexer 112-1; integer read multiplexer read or 3110). The shifter SRFO requires a fourth input from the size multiplexer 150-1; read multiplexer 150-3; or a five-bit wide shift, and is taken by the S multiplexer from either: multiplexer 150-0, 150-2, or 150-4. constant sixteen (10000 $_2$ or 16_{10}).

2

2

The results of the ALUO, ALUI, and SHFO are provided back to the write sultiplexers 148 for storage into the integer EX_TABR[] is the target address generated for an registers RA[], and also to the read multiplexers 150 for re-use as operands of subsequent operations. The output of either ALGO or SEFO is provided on bus 120 to the floating point portion of The ALDO and ALUI also cutput signals ALUO_BD and ALUI_BD, respectively, indicating the Boolean results of integer ALUG_BD and ALUI_BD are calculated directly from the zero and sign flags of the respective functional unite. ALUO also outputs signals EX_IADR[] and absolute branch instruction, and is sent to the IFU (not shown) for fetching the target instruction. EX_VM_ADR[] is the virtual comparison operations. EX_VM_ADR. P1g. 3.

2

WO 93/81543

PCT/US92/05720

-38-

address used for all loads from memory and stores to memory, and is sent to the VMV (not shown) for address translation.

Null byte tester NULL 146 performs null byte testing operations upon an operand from a first source multiplexer. In one embodiment, the operand is from the ALUO. NULL 146 outputs a Boolean signal NULLA BD indicating whether the thirty-two-bit first source operand includes a byte of value zero.

The outputs of read multiplexers 150-0 and 150-1 are provided to the floating point portion (of Fig. 2) on bus 114. The output of read multiplexer 150-4 is also provided as STDT_INT() store data to the integer load/store unit 152.

2

A control bit PSR[7] is provided to the register set A 18. It is this signal which, in Pig. 1, is provided from the mode control unit 44 to the IEU mode integer switch 34 on line 46. The IEU mode integer switch is internal to the register set A 18 as shown in Pig. 3.

2

Fig. 6 illustrates further details of the control of the S1 and S2 multiplexers. The signal ALUO_BD

C. Boolean Portion Data Paths

2

As seen in Pig. 4, the register set C 22 is also multi-ported. In one embodiment, the register set C 22 has two write ports WCO-1, and five read ports BDAO-4. All elements of Fig. 4 except the register set 22 and the Boolean combinational unit 70 comprise the SWC unit C of Fig. 1.

The Boolean register set's two write ports WCO and WC1 are coupled to write multiplexers 170-0 and 170-1, respectively. The

a Boolean combinational operation; ALUO_BD from the integer portion of Fig. 3, indicating the Boolean result of an integer the output of the Boolean combinational unit 70, indicating the Boolean result of indicating the results of a compare operation in AIU2, or NULLE BD from NULL 108, indicating a null byte in the floating comparison; PALU_BD from the floating point portion of Fig. 2, indicating the Boolean result of a floating point comparison, point portion. In one mode, the ALUO_BD, ALUI_BD, ALU2_BD, and PALU_BD signals are not taken from the data paths, but are flag, and other condition flags in the PSR. In one mode, wherein either ALUI_BD_F from ALUI, indicating the results of a compare calculated as a function of the zero flag, ainus flag, carry up to eight instructions may be executing at one instant in the instruction in ALU1, or NULLA BD from NULL 146, indicating a null byte in the integer portion; and either ALUI_BD_P from ALUI, Write multiplexers 170 receive data from: IEU, the IEU maintains up to eight PSRs.

2

2

necessary upon certain drastic system errors or upon certain single thirty-two-bit register. This enables rapid saving and restoration of machine state information, such as may be to bus The CSR may be written or read as a whole, as though it were a EX_SR_DT[], for use with "special register move" instructions. The Boolean register set C is also compled forms of grand scale context switching.

2

The Boolean register set's five read ports ADCO to ADC3 are read multiplexers 172 receive the same set of inputs as the write coupled to read multiplexers 172-0 to 172-4, respectively. The

WO 93/01543

PCT/US92/05720

The Boolean combinational unit 70 receives inputs from read multiplexers 170-0 and 170-1. Read sultiplexers 172-2 and 172-3 respectively provide signals BLBP CPORT and BLBP DPORT. BLBP CPORT is used as the basis for conditional branching instructions in the IEU. BLBP_DPORT is used in the "add with Boolean" instruction, which sets an integer Read port register in the A or B set to zero or one (with leading zeroes), RDC4 is presently unused, and is reserved for future enhancements depending upon the content of a register in the C set. aultiplexers 170 receive.

CONCLUSION Ė

of the Boolean functionality of the IEU.

2

While the features and advantages of the present invention The following Claims define the invention to be afforded patent have been described with respect to particular embodiments thereof, and in varying degrees of detail, it will be appreciated that the invention is not limited to the described embodinents. COVERAGE.

-41-

CLAINS

We claim:

instructions including one or more fields, wherein a field of a given instruction specifies a source of an operand of the given An apparatus executing a set of instructions, the instruction or a destination of a result of the instruction, and wherein the apparatus comprises;

processing means for executing the instructions; and

a register file, coupled to the processing means, for storing operands and results of the instructions, wherein,

the register file includes a plurality of register sets, and

2

the register file is responsive to one or more of the fields in a given instruction to retrieve an operand of the given instruction from, or store & result of the given instruction into, a given register in a given one of the register sets as identified by the one or more fields in the given instruction.

2

The apparatus of Claim 1, wherein the instructions include Boolean combinational instructions each operating on one or more Boolean operands to generate a Boolean result, each Boolean combinational instruction including one or more Boolean fields specifying a location of each operand and result, and ~ Whereing

PPO 93/01543

PCT/US92/05720

the processing means includes Boolean execution means for executing the Boolean combinational instructions; the register file includes a Boolean register set of Boolean registers, each Boolean register for holding one of said Boolean Operands or Boolean results; and

2

the register file is responsive to each said Boolean field in a given Boolean combinational instruction independent of what Boolean combinational operation is specified by the given Boolean combinational instruction.

2

More operands to generate a Boolean result, each Boolean include Boolean comparison instructions each operating on one or The apparatus of Claim 2, wherein the instructions comparison instruction including a Boolean result field specifying a location, in the Boolean register set, Boolean result, and wherein:

the processing means includes comparison means for executing the Boolean comparison instructions; and the register file is responsive to the Boolean result field in a given Boolean instruction independent of what Boolean comparison operation is specified by the given Boolean comparison instruction.

2

The apparatus of Claim 1, wherein the instructions include integer instructions each operating on one or more integer operands to generate an integer result, each integer WO 93/01543

-43-

instruction including one or more integer fields specifying a location of each operand and result, and wherein:

the processing means includes integer execution means for executing the integer instructions; and

the register file includes an integer register set of integer registers, each integer register for holding one of said integer operands or integer results.

2

- 5. The apparatus of Claim 4, wherein the register file further comprises:
- a plurality of integer register sets.

include floating point instructions each operating on one or more The apparatus of Claim 1, wherein the instructions floating point operands to generate a floating point result, each floating point instruction including one or more floating point fields specifying a location of each operand and result, and wherein:

the processing means includes floating point execution means for executing the floating point instructions, and

the register file includes a floating point register set of floating point registers; each floating point register for bolding one of said floating point operands or floating point results.

2

+

PCT/US92/05720

7. An apparatus comprising:

means for executing Boolean instructions, the Boolean instructions performing Boolean operations upon operands to generate Boolean results and each Boolean instruction indicating

A destination for storage of the Boolean results of the Boolean instruction; a plurality of Boolean register means each for holding a Boolean value; and means, responsive to execution of a given Boolean instruction by said means for executing, for storing the given Boolean instruction's Boolean result into one of said Boolean register seans, the one Boolean register neans being indicated by said given Boolean instruction as the destination of its Boolean result,

2

The apparatus of Claim 7, wherein the means for executing Boolean instructions comprises: ⊷:

numerical execution means for executing numerical comparison instructions to compare two multi-bit numerical operands and to accordingly produce a single-bit Boolean value result.

ŧ

The apparatus of Claim 8, wherein the numerical execution means comprises: integer execution neans for comparing two multi-bit integer operands.

-45-

The apparatus of Claim 8, wherein the numerical execution means comprises: 9

floating point execution means for comparing two multi-bit floating point operands.

The apparatus of Claim 10, wherein the numerical execution means further comprises; Ξ.

integer execution means for comparing two multi-bit integer operands. The apparatus of Claim 7, wherein the means for executing Boolean instructions comprises:

instructions to combine two Boolean value operands and to Boolean execution means for executing Boolean combinational accordingly produce a single-bit Boolean value result.

The apparatus of Claim 12, wherein the means for executing Boolean instructions further comprises: 13.

instructions to compare two multi-bit numerical operands and to numerical execution means for executing numerical comparison accordingly produce a single-bit Boolean value result.

The apparatus of Claim 13, wherein the numerical execution means comprises: integer execution means for comparing two multi-bit integer operands; and

WO 93/01543

PCT/US92/05720

floating point execution means for comparing two multi-bit floating point operands.

15. The apparatus of Claim 7 further comprising:

numerical register means for holding integer and floating point values; numerical execution means for executing numerical comparison execution of each given numerical instructions, wherein comparison instruction,

- from respective numerical register means specified by the given retrieves two or more multi-bit numerical operands numerical comparison instruction,
- compares the two or more numerical operands according to a condition specified by the given numerical comparison instruction,
- iii) produces a first single-bit Boolean value result according to the condition,
- iv) stores the first Boolean value result in a given one of said Boolean register means as specified by the given muserical comparison instruction,

2

wherein the numerical execution means includes,

- 1) integer execution means for comparing two multi-bit
- integer operands, and 2
- 11) floating point execution means for comparing two multi-bit floating point operands; and

WO 93/01543

-47-

Boolean execution means for executing Boolean combinational Boolean diven each ĕ wherein execution combinational instruction, instructions,

23

- respective Boolean register means as specified by the given i) retrieves one or more Boolean value operands from Boolean combinational instruction,
- according to an operation specified by the given Boolean ii) combines the one or more Boolean value operands combinational instruction,

8

- 111) produces a second single-bit Boolean value result according to the operation, and
- iv) stores the second Boolean walus result in a given one of said Boolean register means as specified by the given Boolean combinational instruction.

23

16. The apparatus of Claim 7, wherein:

the plurality of Boolean register seans includes,

- 1) a first set of Boolean registers, and
- ii) a second set of Boolean registers; and the apparatus further comprises

means, coupled to the plurality of Boolean register means, for selecting the first or the second set of Boolean registers as a currently active set, and

the means for storing is responsive to the means for Selecting, to store results into Boolean registers in currently active set only.

2

PCT/US92/05720

data processing system including means for executing Boolean instructions, each Boolean instruction performing a given Boolean 17. An apparatus for use with a data processing system, the operation upon two or more operands to generate a one-bit Boolean result, the apparatus comprising:

a Boolean register set including a plurality of individually addressable one-bit registers; and control means for writing the one-bit result of a given Boolean instruction into one of said one-bit registers, the one the given one-bit register being specified by instruction's contents.

2

The apparatus of Claim 17, wherein the Boolean instructions include Boolean combinational instructions, each Boolean combinational instruction specifying a Boolean operation to be performed upon a first and a second operand to generate the second address of the second operand and a third address of a result, and specifying a first address of the first operand and destination for the result, wherein: the control means is further for reading the first and second operands from the Boolean register set at the first and second addresses, respectively, and wherein the one one-bit register is specified by the third address.

2

The apparatus of Claim 18, wherein the means for Boolean instructions in parallel, wherein there may exist, in the plural plural includes means for executing executing

WO 93/01543

Boolean instructions, data dependency between one or more slave instructions and a master instruction, each slave instruction that the slave instruction cannot be executed until the result of the master instruction has been generated, the means for having the result of the master instruction as an operand such executing further includes means for delaying data dependent instructions until their dependent data supplying instruction is completed and its result is generated, and wherein;

2

a prespecified constant Boolean register of the one-bit registers has a predetermined constant data value which does not change upon the control means writing another value to the Prespecified constant Boolean register; and

23

the control means is responsive to a master instruction supply to the slave instructions, whereby the means for executing Whose destination is the prespecified constant Boolean register, to immediately read the predetermined constant data value for is enabled to execute the slave instructions before the result of the master instruction is generated.

12

PCT/US92/05720

20. An apparatus comprising:

execution means for executing instructions, the instructions performing operations upon operands to generate results, each instruction, each address specifying a register set and an instruction specifying a respective source address for each operand and a destination address for the result of the offset;

a first register sot including a plurality of individually addressable registers each for storing a value of a first data

Ę,

2

first access means for writing and reading values to and from the first register net according to a given instruction, the first access means including, first reading means, responsive to the given first register set as a source for an operand of the given instruction having a given source address which specifies the instruction, for reading the operand's value from the first register set at the offset specified by the given source address, Pag first writing means, responsive to the given gaven instruction, for writing the result's value to the first instruction having a given destination address which specifies register set at the offset specified by the given destination the first register set as a destination for the result of the

2

address; 23

a second register set including a plurality of individually addressable registers each for storing a value of the first data type; and second access means for writing and reading values to and from the second register set according to the given instruction, the second access means including,

1) second reading means, responsive to the given second register set as a source for an operand of the given instruction, for reading the operand's value from the second instruction having a given source address which specifies the register set at the offset specified by the given source address,

33

second writing means, responsive to the given instruction having a given destination address which specifies the second register set as a destination for the result of the register set at the offset specified by the given destination given instruction, for writing the result's value to the second 77 address.

\$

21. The apparatus of Claim 20, wherein:

s given instruction may specify a first and a second source address and a destination address, with each address specifying either of the first or second register sets such that the given instruction requires access to both register sets; and

the first and second access means operate simultaneously to provide the instruction parallel access to both the first and second register sets.

WO 93/01543

PCT/US92/05720

-55-

- 22. In a data processing system, which includes a central processing unit (GPU) which performs operations according to an instruction, the operations operating upon data of a first data type, a data register system comprising:
- a first register set including a plurality of first registers each for holding a datum of the first data type, and including means for accessing the first registers in response to the instruction; and
- a second register set including a plurality of second registers each for holding a datum of the first data type, and including means for accessing the second registers in response to the instruction.

ន

The data register system of Claim 22, wherein the instruction includes a field specifying which of the first and second register sets is to be accessed in response to the instruction, and wherein the data register system further comprises: means, responsive to the field, for accessing the first register set or the second register set as specified by the field.

-53-

24. An apparatus comprising:

or more integer value operands and generating an integer value integer execution seans for executing integer instructions, each integer instruction performing an integer operation upon one

floating point execution means for executing floating point instructions, each floating point operation performing a floating point operation upon one or more floating point value operands and generating a floating point value result,

2

wherein each instruction specifies one or more sources from which its one or more operands are to be retrieved and further specifies a destination to which its result is to be stored, each operation also optionally specifying an integer value base and an integer value index;

a register bank including,

2

first register set means, having a plurality of first registers, for holding integer values and floating point

access means, coupled to the first register set means and to both execution means, for,

2

- 1) retrieving, from any one first register, an integer value operand for the integer execution means, a floating point value operand for the floating point execution means, or an integer value hase or index for either execution means, as indicated by an instruction, and
- for storing, into any one first register, an integer value result from the integer execution means or a Ĵ

WO 93/01543

PCT/US92/05720

-54-

floating point value result from the floating point execution means, as indicated by an instruction.

The apparatus of Claim 24, wherein:

means, having a plurality of second registers, for holding the register bank further comprises second register set integer values; and

the access means is further for,

- retrieving, from any one second register, an integer value operand for the integer execution means, or an integer value base or index for either execution neans, indicated by an instruction, and
- for storing, into any one second register, an integer value result from the integer execution means, as Indicated by an instruction. 7

2

The apparatus of Claim 25, further comprising: 26.

Boolean execution means for executing Boolean combinational instructions, each Boolean combinational instruction performing a Boolean combinational operation upon one or nore Boolean value Operands and generating a Boolean value result; the register bank further comprises third register set means, having a plurality of third registers, for holding Boolean values; and

the access means is further for,

WO 93/01543

-55-

i) retrieving, from any one third register, a Boolean value operand for the Boolean execution means, as indicated by a Boolean combinational instruction, and

11) for storing, into any one third register, a Boolean value result from the Boolean execution means, as indicated by a Boolean combinational instruction.

2

,

PCT/US92/05720

which performs read operations and write operations upon data values of a first data type and a first data width and upon data values of a second data type and a second data width different than the first data width, the data processing system specifying a read address and data type for each read and a write address and data type for each read and a write address and data type for each read and a write address.

a register set including a plurality of individually addressable registers, each register being wide enough to hold a maline of either data related.

10 a value of either data width;

read access means, responsive to the data processing system performing a given read operation, for accessing the register set to retrieve data contents of a given register, which is individually addressed at the given read operation's specified read address, and for providing to the data processing system such portion of the retrieved data contents as the data type of the read operation specifies; and

2

write access means, responsive to the data processing system performing a given write operation, for accessing the register set to store into a given register, which is individually addressed at the given write operation's specified write address, the data content specified by the write operation.

28. The apparatus of Claim 27, wherein the first data type is floating point, the first data width is sixty-four bits, the second data type is integer, the second data width is thirty-two bits, and wherein:

store sixty-four bits responsive to the data processing system the read and write access means respectively retrieve and performing floating point operations, and thirty-two bits responsive to the data processing system performing integer the register set is sixty-four hits wide, and operations.

2

WO 93/01543

PCT/US92/05720

An apparatus for use with a data processing system executes instructions, each instruction performing Operations upon one or more operands and generating a result, Wherein each instruction specifies one or more sources from which its one or more operands are to be retrieved and further wherein the data processing system operates in a plurality of specifies a destination to which its result is to be stored, modes, the apparatus comprising:

a plurality of first register means each for holding an operand or a result;

2

a plurality of second register neans each for holding an operand or a result; and writch means, responsive to the mode of the data processing system, for providing the data processing system access to only of first register means and to the pluxelity of second register the plurality of first register means when the data processing eystem operates in a first mode, and for providing the data processing system access to only a first subset of the plurality means when the data processing system operates in a second mode.

PCT/US92/05720

1/6

WO 93/01543

30. An apparatus including execution means for executing result, each instruction instructions, each instruction performing operations on one or specifying one or more sources which are to be accessed to read accessed to write its result, the apparatus further comprising: its one or more operands and a destination which is to a plurality of register banks; generating more operands and


each register bank including a plurality of register means, each register means for storing an operand or a result, the plurality of register means within each register bank being arranged in a sequence such that any one given register means within a given register hank may be accessed as an offset into the given register bank, wherein the sources and the destination of a given instruction are specified as offsets; and


2


register hank selector means for selecting a given register bank into which the given instruction's source and destination offsets are applied, the register bank selector means operating independently of any contents of the given instruction.


Switching and Multiplexing Control Unit C Boolean Fractions Unit Bodisaa register: RC[31:0] (CSR) SI 81-CSR Selector Unit 28 比 人 읾 (PCSR) ő 5 200 દે Switching and Multiplexing Centrol Unit B integer registers RB(31:0) floating point registers RF(31:0) Register Sets F B 20 2 75, R F& [0] =0 Engine 쒸 Register File င္က် 16-0, 9 H KALOD: O: RA(31:24) Execution registors RAIZES . ₽₹ راوده integer Switching and Weltiplezing Control Unit A Legister Bank 0 187 Integer Function Unit Register Bank n Tisters Tistes 5 56.2 Bask Selector Valk


Instruction Execution Unit (IEU) Fig.











WO 93/01543

WO 93/01543

INTERNATIONAL SEARCH REPORT

PCT/US 92/05720

Memorito Cale Na 1, 4-6, 24,25,27 15,26 1,22,29 23 Dominachthe Gemakel ofter thas Milliams Dominaches to the Datest dies sond Dominaces on Definited in the Plate Searchaft NEIMBERG L.F. 25. 祖 翌 L CASSERCATION OF SERVICE HANTER OF service desirations on the supply below.

According to beneficial Principles of Companies of Compan GB.A.2 190 521 (INTEL CORPORATION)
18 November 1987
* page 2, lines 16-28; page 2, line 42 page 3, line 44 * " page 2, line 27 - page 3, line 6; page 5, lines 22 - page 8, line 12 " page 8, EL DOCINGONTS CONSENERD TO BE RELEVANT[®]

Chapty *

Chapty *

Chapty * EP,A,0 213 843 (ADVANCED MICRO DEVICES INC.) "A decrease defining the quantities of the ore chick to pur-charter to be of profitable and the the interesting "T desire the profitable on the the interesting "I former with any does desire or printy chick) or which is due to exclude the original chick of maning the best to exclude the published that of maning "T formers related to to and desires, we existed to ELROPEAN PATENT OFFICE Diffe of the Actual Completion of the International Serve **79** 16 OCTOBER 1992 11 March 1987 To demand published print to the training E PELDS SZARCHED Chariffenties System Int.Cl. 5 R. CERTIFICATION

PCT/US 92/05720

		_
×	PROCEDINGS FALL JOINT COMPUTER CONFERENCE NOVEMBER 2-6,1986, DALLAS, US; p1014-1019; MAEJINE ET AL: 'A 16-bit microprocessor vith multi-register bank architecture', * page 1015, left column, lines 15-31; page 1016, left column, line 1 - page 1016, left column, line 1 - page	1,22,30
×	MICROPROCESSORS AND MICROSYSTEMS vol. 14, no. 6, July 1990, LONDON GB pages 333 - 340 WILLER AND QUANNEN 'Exploting large	1,20-23
_	register sets * page 334, right column, line 54 - page 335, left column, line 30 *	16
×	EP, A, D 170 284 (NEC CORPORATION)	1,20-23
>	* abstract; column 2, line 1 - column 2, line 40; column 3, lines 47-60; column 5, line 28 - column 7, line 18 *	2,3
*	MICROPROCESSING AND MICROPROGRAMMING, vol. 29, no. 3, October 1990, AMSTERDAM NL pages 137 - 149 ADANS ET AL. 'Utilising low level parallelsm in general purpose code: the Management of the Man	7-9,12, 13,17,18
-	" page 138, right column, line 30-42; page 139, left column, line 3 - right column, line 9 - right column, line 9 - right column, line 12 "	2,3,10, 11,14, 15,26
>	35TH IEEE COMPUTEN SOCIETY INTERNATIONAL CONFERENCE, COMPCON SPRING '90, 26 February 1990, SAN FRANCISCO,US pages 166 - 172 GROVES AND OBPLER 'An IBM second generation RISC processor architecture'	10,11,14
	US,A,4 212 076 (CONNERS) 8 July 1980 abstract; column 1, line 40 - column 3, line 14; column 6, line 5 - column 7, line 3; column 13, line 15 - column 16, line 54	7,12,17,
×	EP,A,0 454 636 (S6S-THONSON HICROELECTRONICS S.R.L.) 30 October 1991	7,12,17,

ANNEX TO THE INTERNATIONAL SEARCH REPORT ON INTERNATIONAL PATENT APPLICATION NO. US 9205720 SA 62375

The sames for the patest family annuary relating to the patest down. The numbers are no contained in the Proyects Print Office 2209 to the Dersyness Patest Office is in so way finish for these professions with

i are service given for the purpose of intermedian 16/10/92

Г	· T	·		·		
1	07-03-89 19-11-87 20-11-87	11-10-88 07-03-87	18-11-91 26-10-90 26-02-86 03-03-92	13-04-78 14-11-79 12-12-79 27-05-85 16-04-79 75-05-84		
1		i	1625134 204831 61040650 5093783	,C 2743060 155509 155509 155710 1265431 5404837 5904282 4331833		
į	7 - K-A- - A-A-	-A-du		2.4-4-4-4-4-4-4-4-4-4-4-4-4-4-4-4-4-4-4-	Kone	
	18-11-87	11-03-87	05-02-86	08-07-80	30-10-91	
ded is such report	G B -A-2190521	EP-A-0213843	EP-A-0170284	US-A-4212076	EP-A-0454636	

This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:
☐ BLACK BORDERS
☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
☐ FADED TEXT OR DRAWING
BLURRED OR ILLEGIBLE TEXT OR DRAWING
☐ SKEWED/SLANTED IMAGES
COLOR OR BLACK AND WHITE PHOTOGRAPHS
GRAY SCALE DOCUMENTS
☐ LINES OR MARKS ON ORIGINAL DOCUMENT
☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
□ OTHER•

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.